



SLB40N26C / SLI40N26C

260V N-Channel MOSFET






SLB40N26C/SLI40N26C

General Description

This Power MOSFET is produced using Maple semi's advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

Features

- 40A, 260V, $R_{DS(on)}$ typ. = $0.12\Omega @ V_{GS} = 10V$
- Low gate charge (typical 55 nC)
- High ruggedness
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability



Absolute Maximum Ratings

$T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	SLB40N26C/SLI40N26C	Units
V_{DSS}	Drain-Source Voltage	260	V
I_D	Drain Current - Continuous ($T_C = 25^\circ\text{C}$)	40	A
	- Continuous ($T_C = 100^\circ\text{C}$)	20	A
I_{DM}	Drain Current - Pulsed (Note 1)	130	A
V_{GSS}	Gate-Source Voltage	± 30	V
EAS	Single Pulsed Avalanche Energy (Note 2)	1120	mJ
I_{AR}	Avalanche Current (Note 1)	40	A
E_{AR}	Repetitive Avalanche Energy (Note 1)	25.6	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	4.5	V/ns
P_D	Power Dissipation ($T_C = 25^\circ\text{C}$)	256	W
	- Derate above 25°C	2.05	W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	$^\circ\text{C}$

* Drain current limited by maximum junction temperature.

Thermal Characteristics

Symbol	Parameter	SLB40N26C/SLI40N26C	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.49	$^\circ\text{C}/\text{W}$
$R_{\theta JS}$	Thermal Resistance, Case-to-Sink Typ.	0.5	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	$^\circ\text{C}/\text{W}$

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted**Notes:**

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. $I_{AS} = 40\text{ A}, V_{DD} = 50\text{ V}, R_G = 25\text{ }\Omega$, Starting $T_J = 25^\circ\text{C}$
3. $I_{SD} \leq 40\text{ A}, di/dt \leq 200\text{ A}/\mu\text{s}, V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$
5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature








Figure 11. Transient Thermal Response Curve



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms



Peak Diode Recovery dv/dt Test Circuit & Waveforms

