

MS18N50

500V N-channel MOSFET

Description

The MS18N50 is a N-channel enhancement-mode MOSFET, providing the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost effectiveness. The TO-220 package is universally preferred for all commercial-industrial applications

Features

- Originative New Design
- Very Low Intrinsic Capacitances
- Excellent Switching Characteristics
- 100% EAS Test
- Extended Safe Operating Area
- RoHS compliant package

Application


- High current, High speed switching
- PFC (Power Factor Correction)
- SMPS (Switched Mode Power Supplies)

Packing & Order Information


50/Tube ; 1,000/Box



RoHS
COMPLIANT



Graphic symbol



MAXIMUM RATINGS AND ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-Source Voltage	500	V
V_{GS}	Gate-Source Voltage	± 30	V
I_D	Drain Current -Continuous (TC=25°C)	18	A
	Drain Current -Continuous (TC=100°C)	10.8	A
I_{DM}	Drain Current -Pulsed	72	A
E_{AS}	Single Pulsed Avalanche Energy	990	mJ
E_{AR}	Repetitive Avalanche Energy	23.5	mJ
dV/dt	Peak Diode Recovery dV/dt	4.5	V/ns
T_J, T_{stg}	Operating Junction and Storage Temperature	-55~+150	°C
P_D	Power Dissipation (TC=25°C)	238	W
	Power Dissipation (TC=100°C)	1.8	W

- Drain current limited by maximum junction temperature

MS18N50

500V N-channel MOSFET

Thermal Characteristics

Symbol	Parameter	Value	Units
R _{thjc}	Thermal Resistance resistance	0.53	°C/W
R _{θJA}	Thermal Resistance resistance	62.5	

Static Characteristics

Symbol	Test Conditions	Min	Typ.	Max.	Units
V _{GS}	V _{DS} = V _{GS} , I _D = 250μA	3.0		5.0	V
BV _{DSS}	V _{GS} = 0 V, I _D = 250μA	500	--	--	V
ΔBV _{DSS} /ΔT _J	I _D = 250μA, Referenced to 25°C	--	0.6	--	V/°C
I _{DSS}	V _{DS} = 500 V, V _{GS} = 0 V V _{DS} = 400 V, V _{GS} = 0 V, T _C = 125°C	--	--	1 10	uA
I _{GSSF}	V _{GS} = -30 V, V _{DS} = 0 V	--	--	100	nA
I _{GSSR}	V _{GS} = -30 V, V _{DS} = 0 V			-100	nA
*R _{DS(ON)}	V _{GS} = 10 V, I _D = 9 A	--	0.25	0.32	Ω

Dynamic Characteristics

Symbol	Test Conditions	Min	Typ.	Max.	Units
C _{ISS}	V _{DS} = 25 V, V _{GS} = 0 V, f=1.0MHz	--	2500	--	pF
C _{OSS}		--	400	--	pF
C _{RSS}		--	40	--	pF
t _{d(on)}	V _{DD} = 250 V, I _D = 18 A, R _G = 25 Ω	--	70	--	ns
t _r		--	190	--	ns
t _{d(off)}		--	100	--	ns
t _f		--	100	--	ns
Q _g	V _{DD} = 400 V, I _D = 18 A, V _{GS} = 10 V	--	48.5	--	nC
Q _{gs}		--	14	--	nC
Q _{gd}		--	22	--	nC

Source-Drain Diode Characteristics

Symbol	Test Conditions	Min	Typ.	Max.	Units
I _S		--	--	18	A
I _{SM}		--	--	72	
V _{SD}	I _S = 18 A, V _{GS} = 0 V	--	--	1.5	V
t _{rr}	I _F = 18 A, V _{GS} = 0 V	--	550	--	ns
Q _{rr}	diF/dt=100A/us	--	5.5	--	uC

MS18N50

500V N-channel MOSFET

Notes:

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. $L = 5.5\text{mH}$, $I_{AS} = 18.0\text{A}$, $V_{DD} = 50\text{V}$, $R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$
3. $I_{SD} \leq 16.0\text{A}$, $di/dt \leq 200\text{A}/\mu\text{s}$, $V_{DD} \leq BVDSS$, Starting $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
5. Essentially Independent of Operating Temperature

MS18N50

500V N-channel MOSFET

■ Characteristic Curves




FIG.1-ON REGION CHARACTERISTICS




FIG.2-TRANSFER CHARACTERISTICS




FIG.3-ON RESISTANCE VARIATION VS DRAIN CURRENT AND GATE VOLTAGE




FIG.4-BODY DIODE FORWARD VOLTAGE VARIATION WITH SOURCE CURRENT AND TEMPERATURE




FIG.5-CAPACITANCE CHARACTERISTICS




FIG.6-GATE CHARGE CHARACTERISTICS

MS18N50

500V N-channel MOSFET

■ Typical Electrical Characteristics




FIG.7-BREAKDOWN VOLTAGE VARIATION VS TEMPERATURE




FIG.8-ON-RESISTANCE VARIATION VS TEMPERATURE




FIG.9-MAXIMUM SAFE OPERATING AREA




FIG.10-MAXIMUM DRAIN CURRENT VS CASE TEMPERATURE




FIG.11-TRANSIENT THERMAL RESPONSE CURVE

MS18N50

500V N-channel MOSFET

■ Characteristics Test Circuit & Waveform




FIG.12-RESISTIVE SWITCHING TEST CIRCUIT & WAVEFORMS




FIG.13-GATE CHARGE TEST CIRCUIT & WAVEFORM




FIG.14-UNCLAMPED LINDUCTIVE SWITCHING TEST CIRCUIT & WAVEFORMS

MS18N50

500V N-channel MOSFET

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Bruckewell Technology Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Bruckewell"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product. Bruckewell makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Bruckewell disclaims

- (i) Any and all liability arising out of the application or use of any product.
- (ii) Any and all liability, including without limitation special, consequential or incidental damages.
- (iii) Any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Bruckewell's knowledge of typical requirements that are often placed on Bruckewell products in generic applications.

Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time.

Product specifications do not expand or otherwise modify Bruckewell's terms and conditions of purchase, including but not limited to the warranty expressed therein.