


Low Vcesat NPN Epitaxial Planar Transistor

BTD965N3


Features

- Low $V_{CE(sat)}$, $V_{CE(sat)}=0.35\text{ V}$ (typical), at $I_C / I_B = 3\text{ A} / 0.1\text{ A}$
- Excellent DC current gain characteristics
- Complementary to BTB1386N3

Symbol



Outline



Absolute Maximum Ratings ($T_a=25^\circ\text{C}$)

Parameter	Symbol	Limits	Unit
Collector-Base Voltage	V_{CBO}	40	V
Collector-Emitter Voltage	V_{CEO}	20	V
Emitter-Base Voltage	V_{EBO}	7	V
Collector Current (DC)	I_C	5	A
Collector Current (Pulse)	I_{CP}	8 (Note)	A
Power Dissipation	P_d	225	mW
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	556	$^\circ\text{C/W}$
Junction Temperature	T_j	150	$^\circ\text{C}$
Storage Temperature	T_{stg}	-55~+150	$^\circ\text{C}$

Note : Single Pulse $P_w \leq 350\mu\text{s}$, Duty $\leq 2\%$.

**Characteristics (Ta=25°C)**

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BV _{CEO}	20	-	-	V	I _C =1mA, I _B =0
BV _{EBO}	7	-	-	V	I _E =10μA, I _C =0
I _{CBO}	-	-	0.1	μA	V _{CB} =10V, I _E =0
I _{CEO}	-	-	1	μA	V _{CB} =10V, I _E =0
I _{EBO}	-	-	0.1	μA	V _{EB} =7V, I _C =0
*V _{CE(sat)}	-	0.35	1.0	V	I _C =3A, I _B =0.1A
*h _{FE1}	230	-	800	-	V _{CE} =2V, I _C =500mA
*h _{FE2}	150	-	-	-	V _{CE} =2V, I _C =2.00A
f _T	-	150	-	MHz	V _{CE} =6V, I _E =50mA, f=200MHz
Cob	-	-	50	pF	V _{CB} =20V, I _E =0A, f=1MHz

*Pulse Test : Pulse Width ≤380μs, Duty Cycle≤2%





Classification Of h_{FE1}

Rank	Q	R	S
Range	230~380	340~600	400~800


Ordering Information

Device	HFE Rank	Package	Shipping
BTD965N3-Q-T1-G	Q	SOT-23 (Pb-free lead plating and halogen-free package)	3000 pcs / Tape & Reel
BTD965N3-R-T1-G	R	SOT-23 (Pb-free lead plating and halogen-free package)	3000 pcs / Tape & Reel
BTD965N3-S-T1-G	S	SOT-23 (Pb-free lead plating and halogen-free package)	3000 pcs / Tape & Reel


Characteristic Curves



Reel Dimension




Carrier Tape Dimension



Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T_{smax} to T_p)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T_{smin})	100°C	150°C
-Temperature Max(T_{smax})	150°C	200°C
-Time(t_{smin} to t_{smax})	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T_L)	183°C	217°C
- Time (t_L)	60-150 seconds	60-150 seconds
Peak Temperature(T_p)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(t_p)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

SOT-23 Dimension



*:Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.1102	0.1204	2.80	3.04	J	0.0034	0.0070	0.085	0.177
B	0.0472	0.0630	1.20	1.60	K	0.0128	0.0266	0.32	0.67
C	0.0335	0.0512	0.89	1.30	L	0.0335	0.0453	0.85	1.15
D	0.0118	0.0197	0.30	0.50	S	0.0830	0.1161	2.10	2.95
G	0.0669	0.0910	1.70	2.30	V	0.0098	0.0256	0.25	0.65
H	0.0005	0.0040	0.013	0.10					

Notes : 1.Controlling dimension : millimeters.

2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.

3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material :

- Lead :Pure tin plated.
- Mold Compound : Epoxy resin family, flammability solid burning class:UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.