# *JANSR2N7275*

# Formerly FRL230R4

June 1998

5A, 200V, 0.500 Ohm, Rad Hard, N-Channel Power MOSFET

#### **Features**

- 5A, 200V,  $r_{DS(ON)} = 0.500\Omega$
- Total Dose
  - Meets Pre-RAD Specifications to 100K RAD (Si)
- Dose Rate
  - Typically Survives 3E9 RAD (Si)/s at 80% BVDSS
  - Typically Survives 2E12 if Current Limited to IDM
- Photo Current
  - 3nA Per-RAD(Si)/s Typically
- Neutron
  - Maintain Pre-RAD Specifications for 1E13 Neutrons/cm<sup>2</sup>
  - Usable to 1E14 Neutrons/cm<sup>2</sup>

# Ordering Information

PART NUMBER	PACKAGE	BRAND
JANSR2N7275	TO-205AF	JANSR2N7275

Die family TA17632.

MIL-PRF-19500/604.

#### Description

The Intersil Corporation has designed a series of SECOND GENERATION hardened power MOSFETs of both N-Channel and P-Channel enhancement types with ratings from 100V to 500V, 1A to 60A, and on resistance as low as  $25 \text{m}\Omega$ . Total dose hardness is offered at 100K RAD (Si) and 1000K RAD (Si) with neutron hardness ranging from 1E13 for 500V product to 1E14 for 100V product. Dose rate hardness (GAMMA DOT) exists for rates to 1E9 without current limiting and 2E12 with current limiting.

This MOSFET is an enhancement-mode silicon-gate power field effect transistor of the vertical DMOS (VDMOS) structure. It is specially designed and processed to exhibit minimal characteristic changes to total dose (GAMMA) and neutron (n<sup>o</sup>) exposures. Design and processing efforts are also directed to enhance survival to dose rate (GAMMA DOT) exposure.

Also available at other radiation and screening levels. See us on the web, Intersil's home page: http://www.semi.harris.com. Contact your local Intersil Sales Office for additional information.

# Symbol



# **Packaging**

TO-205AF



#### JANSR2N7275

# **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	JANSR2N7275	UNITS
Drain to Source Voltage	200	V
Drain to Gate Voltage ( $R_{GS} = 20k\Omega$ )	200	V
Continuous Drain Current		
$T_C = 25^{\circ}C$	5	Α
$T_C = 100^{\circ}CI_D$	3	Α
Pulsed Drain Current	15	Α
Gate to Source VoltageV <sub>GS</sub>	±20	V
Maximum Power Dissipation		
$T_C = 25^{\circ}CP_T$	25	W
$T_C = 100^{\circ}C \dots P_T$	10	W
Linear Derating Factor	0.20	W/°C
Single Pulsed Avalanche Current, L = 100μH, (See Test Figure)	15	Α
Continuous Source Current (Body Diode)	5	Α
Pulsed Source Current (Body Diode)	15	Α
Operating and Storage Temperature	-55 to 150	οС
Lead Temperature (During Soldering)	300	oC
(Distance >0.063in (1.6mm) from Case, 10s Max) Weight (Typical)	1.0	a
weight (Typical)	1.0	g

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

# **Electrical Specifications** T<sub>C</sub> = 25°C, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CON	DITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	$I_D = 1mA$ , $V_{GS} = 0V$		200	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$	$T_{C} = -55^{\circ}C$	-	-	5.0	٧
		$I_D = 1mA$	$T_{C} = 25^{\circ}C$	2.0	-	4.0	٧
			$T_{C} = 125^{\circ}C$	1.0	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 160V,	$T_{C} = 25^{\circ}C$	-	-	25	μА
		$V_{GS} = 0V$	$T_{C} = 125^{\circ}C$	-	-	250	μА
Gate to Source Leakage Current	I <sub>GSS</sub>	$V_{GS} = \pm 20V$ $T_{C} = 25^{\circ}C$		-	-	100	nA
			$T_{\rm C} = 125^{\rm O}{\rm C}$	-	-	200	nA
Drain to Source On-State Voltage	V <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 5A	١	-	-	2.63	٧
Drain to Source On Resistance	r <sub>DS(ON)</sub>	I <sub>D</sub> = 3A, V <sub>GS</sub> = 10V	$T_{\rm C} = 25^{\rm o}{\rm C}$	-	-	0.500	Ω
			$T_{C} = 125^{\circ}C$	-	-	1.100	Ω
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{DD} = 100V, I_D = 5A,$		-	-	35	ns
Rise Time	t <sub>r</sub>	$R_L = 20\Omega$ , $V_{GS} = 1$ $R_{GS} = 25\Omega$	0V,	-	-	140	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>	1		-	-	172	ns
Fall Time	t <sub>f</sub>	1		-	-	80	ns
Total Gate Charge (Not on Slash Sheet)	Q <sub>g(TOT)</sub>	$V_{GS} = 0V \text{ to } 20V$	V <sub>DD</sub> = 100V,	-	-	120	nC
Gate Charge at 10V	Q <sub>g(10)</sub>	V <sub>GS</sub> = 0V to 10V	$I_D = 5A$	-	-	60	nC
Threshold Gate Charge (Not on Slash Sheet)	Q <sub>g(TH)</sub>	$V_{GS} = 0V \text{ to } 2V$	1	-	-	3	nC
Gate Charge Source	Q <sub>gs</sub>		1	-	-	12	nC
Gate Charge Drain	Q <sub>gd</sub>	1		-	-	29	nC
Thermal Resistance Junction to Case	$R_{ heta JC}$			-	-	5.0	°C/W
Thermal Resistance Junction to Ambient	$R_{ heta JA}$			-	-	175	°C/W

#### **Source to Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Forward Voltage	$V_{SD}$	I <sub>SD</sub> = 5A	0.6	-	1.8	V
Reverse Recovery Time	t <sub>rr</sub>	I <sub>SD</sub> = 5A, dI <sub>SD</sub> /dt = 100A/μs	-	-	600	ns


#### Electrical Specifications up to 100K RAD $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
Drain to Source Breakdown Volts	(Note 3)	BV <sub>DSS</sub>	$V_{GS} = 0$ , $I_D = 1mA$	200	-	V
Gate to Source Threshold Volts	(Note 3)	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = 1mA$	2.0	4.0	V
Gate to Body Leakage	(Notes 2, 3)	I <sub>GSS</sub>	$V_{GS} = \pm 20V, V_{DS} = 0V$	-	100	nA
Zero Gate Leakage	(Note 3)	I <sub>DSS</sub>	$V_{GS} = 0, V_{DS} = 160V$	-	25	μΑ
Drain to Source On-State Volts	(Notes 1, 3)	V <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 5A	-	2.63	V
Drain to Source On Resistance	(Notes 1, 3)	r <sub>DS(ON)12</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 3A	-	0.500	Ω

#### NOTES:

- 1. Pulse test, 300μs Max.
- 2. Absolute value.
- 3. Insitu Gamma bias must be sampled for both  $V_{GS}$  = 10V,  $V_{DS}$  = 0V and  $V_{GS}$  = 0V,  $V_{DS}$  = 80% BV<sub>DSS</sub>.

# Typical Performance Curves Unless Otherwise Specified



50

T<sub>C</sub> = 25°C

T<sub>C</sub> = 25°C

10

100μs

100μs

100ms

AREA MAY BE

LIMITED BY r<sub>DS</sub>(ON)

100ms

V<sub>DS</sub>, DRAIN TO SOURCE VOLTAGE (V)

FIGURE 1. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE

FIGURE 2. FORWARD BIAS SAFE OPERATING AREA




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE

# Test Circuits and Waveforms




FIGURE 4. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 5. UNCLAMPED ENERGY WAVEFORMS




FIGURE 6. RESISTIVE SWITCHING TEST CIRCUIT




FIGURE 7. RESISTIVE SWITCHING WAVEFORMS




FIGURE 8. BASIC GATE CHARGE WAVEFORM

# **Screening Information**

Screening is performed in accordance with the latest revision in effect of MIL-S-19500, (Screening Information Table).

Delta Tests and Limits (JANS) T<sub>C</sub> = 25°C, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Gate to Source Leakage Current	I <sub>GSS</sub>	$V_{GS} = \pm 20V$	±20 (Note 4)	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 80% Rated Value	±25 (Note 4)	μΑ
Drain to Source On Resistance	r <sub>DS(ON)</sub>	T <sub>C</sub> = 25°C at Rated I <sub>D</sub>	±20% (Note 5)	Ω
Gate Threshold Voltage	V <sub>GS(TH)</sub>	I <sub>D</sub> = 1.0mA	±20% (Note 5)	V

#### NOTES:

- 4. Or 100% of Initial Reading (whichever is greater).
- 5. Of Initial Reading.

### **Screening Information**

TEST	JANS
Gate Stress	V <sub>GS</sub> = 30V, t = 250μs
Pind	Required
Pre Burn-In Tests (Note 6)	MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25°C)
Steady State Gate Bias (Gate Stress)	MIL-STD-750, Method 1042, Condition B $V_{GS}$ = 80% of Rated Value, $T_A$ = 150°C, Time = 48 hours
Interim Electrical Tests (Note 6)	All Delta Parameters Listed in the Delta Tests and Limits Table
Steady State Reverse Bias (Drain Stress)	MIL-STD-750, Method 1042, Condition A $V_{DS}$ = 80% of Rated Value, $T_A$ = 150°C, Time = 240 hours
PDA	5%
Final Electrical Tests (Note 6)	MIL-S-19500, Group A, Subgroups 2 and 3

#### NOTE:

# **Additional Screening Tests**

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Safe Operating Area	SOA	V <sub>DS</sub> = 160V, t = 10ms	0.65	А
Unclamped Inductive Switching	I <sub>AS</sub>	V <sub>GS(PEAK)</sub> = 15V, L = 0.1mH	15	А
Thermal Response	ΔV <sub>SD</sub>	t <sub>H</sub> = 10ms; V <sub>H</sub> = 25V; I <sub>H</sub> = 2A	92	mV
Thermal Impedance	ΔV <sub>SD</sub>	$t_H = 500 \text{ms}; V_H = 25 \text{V}; I_H = 1 \text{A}$	190	mV

<sup>6.</sup> Test limits are identical pre and post burn-in.

## Rad Hard Data Packages - Intersil Power Transistors

#### 1. JANS Rad Hard - Standard Data Package

- A. Certificate of Compliance
- B. Serialization Records
- C. Assembly Flow Chart
- D. SEM Photos and Report
- E. Preconditioning Attributes Data Sheet

Hi-Rel Lot Traveler

HTRB - Hi Temp Gate Stress Post Reverse

Bias Data and Delta Data

HTRB - Hi Temp Drain Stress Post Reverse

Bias Delta Data


F. Group A
 G. Group B
 Attributes Data Sheet
 H. Group C
 Attributes Data Sheet
 Attributes Data Sheet
 Attributes Data Sheet

#### 2. JANS Rad Hard - Optional Data Package

- A. Certificate of Compliance
- B. Serialization Records
- C. Assembly Flow Chart
- D. SEM Photos and Report
- E. Preconditioning Attributes Data Sheet
  - Hi-Rel Lot Traveler
  - HTRB Hi Temp Gate Stress Post Reverse Bias Data and Delta Data
     HTRB - Hi Temp Drain Stress Post Reverse Bias Delta Data
  - X-Ray and X-Ray Report
- F. Group A Attributes Data Sheet
  - Hi-Rel Lot Traveler
  - Subgroups A2, A3, A4, A5 and A7 Data
- G. Group B Attributes Data Sheet
  - Hi-Rel Lot Traveler
  - Subgroups B1, B3, B4, B5 and B6 Data
- H. Group C Attributes Data Sheet
  - Hi-Rel Lot Traveler
  - Subgroups C1, C2, C3 and C6 Data
- I. Group D Attributes Data Sheet
  - Hi-Rel Lot Traveler
  - Pre and Post Radiation Data

#### TO-205AF

#### 3 LEAD JEDEC TO-205AF HERMETIC METAL CAN PACKAGE



	INC	INCHES		ETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.160	0.180	4.07	4.57	-
Øb	0.016	0.021	0.41	0.53	2, 3
ØD	0.350	0.370	8.89	9.39	-
ØD <sub>1</sub>	0.315	0.335	8.01	8.50	-
е	0.095	0.105	2.42	2.66	4
e <sub>1</sub>	0.190	0.210	4.83	5.33	4
e <sub>2</sub>	0.095	0.105	2.42	2.66	4
h	0.010	0.020	0.26	0.50	-
j	0.028	0.034	0.72	0.86	-
k	0.029	0.045	0.74	1.14	-
L	0.500	0.560	12.70	14.22	3
Р	0.075	-	1.91	=	5

#### NOTES:

- These dimensions are within allowable dimensions of Rev. E of JEDEC TO-205AF outline dated 11-82.
- 2. Lead dimension (without solder).
- 3. Solder coating may vary along lead length, add typically 0.002 inches (0.05mm) for solder coating.
- 4. Position of lead to be measured 0.100 inches (2.54mm) from bottom of seating plane.
- This zone controlled for automatic handling. The variation in actual diameter within this zone shall not exceed 0.010 inches (0.254mm).
- 6. Lead no. 3 butt welded to stem base.
- 7. Controlling dimension: Inch.
- 8. Revision 3 dated 6-94.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

#### Sales Office Headquarters

#### **NORTH AMERICA**

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000

FAX: (407) 724-7000

#### **EUROPE**

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

#### **ASIA**

Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310

FAX: (886) 2 2715 3029