


GENERAL DESCRIPTION

The MEE4298K-G is a N-Channel enhancement mode power field effect transistor, using Force-MOS patented Extended Trench Gate (ETG) technology. This advanced technology is especially tailored to minimize on state resistance and gate charge, and enhance avalanche capability. These devices are particularly suited for medium voltage application such as charger, adapter, notebook computer power management and other lighting dimming powered circuits, and low in-line power loss that are needed in a very small outline surface mount package.

PIN CONFIGURATION

(TO-252-3L)

Top View




FEATURES

- $R_{DS(ON)} \leq 8m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 11.5m\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management
- Synchronous Rectification
- Load Switch



N-Channel MOSFET

Ordering Information:MEE4298K-G (Green product- Halogen free)

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	100	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current*	$T_C=25^\circ C$	I_D	64	A
	$T_C=70^\circ C$		51	
	$T_A=25^\circ C$		13	
	$T_A=70^\circ C$		10	
Pulsed Drain Current*		I_{DM}	257	A
Maximum Power Dissipation*	$T_C=25^\circ C$	P_D	69	W
	$T_C=70^\circ C$		44	
	$T_A=25^\circ C$		2.8	
	$T_A=70^\circ C$		1.8	
Operating Junction and Storage Temperature Range		T_J, T_{stg}	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Case*		$R_{\theta JC}$	1.8	$^\circ C/W$
Junction-to-Ambient Thermal Resistance*		$R_{\theta JA}$	45	

* The device mounted on 1in² FR4 board with 2 oz copper

* Chip silicon limitation current is 100A

正式發行

Electrical Characteristics (TA=25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μ A	100			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μ A	1		2.5	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} = $\pm$ 20V			$\pm$ 100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V			1	μ A
R _{DS(ON)}	Drain-Source On-State Resistance ^a	V _{GS} =10V, I _D =20A		6.7	8	m Ω
		V _{GS} =4.5V, I _D =20A		8.8	11.5	
V _{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			1	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =50V, V _{GS} =10V, I _D =20A		66.8		nC
Q _g	Total Gate Charge	V _{DS} =50V, V _{GS} =4.5V, I _D =20A		35.2		
Q _{gs}	Gate-Source Charge			12.6		
Q _{gd}	Gate-Drain Charge			14.1		
C _{iss}	Input capacitance	V _{DS} =30V, V _{GS} =0V, f=1.0MHz		3729		pF
C _{oss}	Output Capacitance			1130		
C _{rss}	Reverse Transfer Capacitance			64		
t _{d(on)}	Turn-On Delay Time	V _{DS} =50V, R _L =2.5 Ω V _{GS} =10V, R _G =6 Ω I _D =20A		25.4		ns
t _r	Turn-On Rise Time			46.9		
t _{d(off)}	Turn-Off Delay Time			64.3		
t _f	Turn-Off Fall Time			23.1		

Notes: a. Pulse test: pulse width $\leq$ 300 μ s, duty cycle $\leq$ 2%, Guaranteed by design, not subject to production testing.





b. Force mos reserves the right to improve or change product design, functions, reliability, qualified manufacturer without notice.



Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)




Typical Characteristics (T_J = 25°C Noted)



正式發行

TO252-3L Package Outline



SYMBOL	MIN	MAX
A	2.10	2.50
B	0.40	0.90
C	0.40	0.90
D	5.30	6.30
D1	2.20	2.90
E	6.30	6.75
E1	4.80	5.50
L1	0.90	1.80
L2	0.50	1.10
L3	0.00	0.20
H	8.90	10.40
P	2.30 BSC	

