

RoHS Compliant Product
A suffix of "-C" specifies halogen free

DESCRIPTION

The SSD04N65 is the highest performance trench N-ch MOSFETs with extreme high cell density , which provide excellent $R_{DS(on)}$ and gate charge for most of the synchronous buck converter applications .

FEATURES

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS Guaranteed
- Green Device Available



MARKING




PACKAGE INFORMATION

Package	MPQ	Leader Size
TO-252	2.5K	13 inch

TO-252(D-Pack)



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	6.35	6.80	J	2.30 REF.	
B	5.20	5.50	K	0.64	0.90
C	2.15	2.40	M	0.50	1.1
D	0.45	0.58	N	0.9	1.65
E	6.8	7.5	O	0	0.15
F	2.40	3.0	P	0.43	0.58
G	5.40	6.25			
H	0.64	1.20			



ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter		Symbol	Rating	Unit
Drain-Source Voltage		V_{DS}	650	V
Gate-Source Voltage		V_{GS}	± 30	V
Continuous Drain Current @ $V_{GS}=10V$ ¹	$T_C=25^\circ\text{C}$	I_D	4	A
	$T_C=100^\circ\text{C}$		2.6	A
Pulsed Drain Current ²		I_{DM}	16	A
Total Power Dissipation ⁴	$T_C=25^\circ\text{C}$	P_D	56	W
Linear Derating Factor			0.45	W / $^\circ\text{C}$
Single Pulse Avalanche Energy ³		E_{AS}	2.36	mJ
Single Pulse Avalanche Current		I_{AS}	7	A
Operating Junction and Storage Temperature Range		T_J, T_{STG}	-55~150	$^\circ\text{C}$
Thermal Resistance Rating				
Maximum Thermal Resistance Junction-Ambient ¹		$R_{\theta JA}$	62.5	$^\circ\text{C} / \text{W}$
Maximum Thermal Resistance Junction-Case ¹		$R_{\theta JC}$	2.2	$^\circ\text{C} / \text{W}$

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Teat Conditions
Static						
Drain-Source Breakdown Voltage	BV _{DSS}	650	-	-	V	V _{GS} =0, I _D = 250μA
Breakdown Voltage Temperature Coefficient	△BV _{DSS} /△T _J	-	0.69	-	V/°C	Reference to 25°C, I _D =1mA
Gate-Threshold Voltage	V _{GS(th)}	2	-	5	V	V _{DS} =V _{GS} , I _D =250μA
Forward Transconductance	g _{fs}	-	3	-	S	V _{DS} =10V, I _D =2A
Gate-Source Leakage Current	I _{GSS}	-	-	±100	nA	V _{GS} = ±30V
Drain-Source Leakage Current	I _{DSS}	-	-	2	μA	V _{DS} =520V, V _{GS} =0
Static Drain-Source On-Resistance ²	R _{DS(ON)}	-	2.1	2.6	Ω	V _{GS} =10V, I _D =2A
Total Gate Charge(10V)	Q _g	-	18	-	nC	I _D =1A V _{DS} =520V V _{GS} =10V
Gate-Source Charge	Q _{gs}	-	4.9	-		
Gate-Drain (“Miller”) Change	Q _{gd}	-	6.1	-		
Turn-on Delay Time ³	T _{d(on)}	-	11.2	-	nS	V _{DD} =300V I _D =1A V _{GS} =10V R _G =10 Ω
Rise Time	T _r	-	18.8	-		
Turn-off Delay Time	T _{d(off)}	-	29.2	-		
Fall Time	T _f	-	29.2	-		
Input Capacitance	C _{iss}	-	775	-	pF	V _{GS} =0 V _{DS} =25V f =1.0MHz
Output Capacitance	C _{oss}	-	56	-		
Reverse Transfer Capacitance	C _{rss}	-	3.8	-		
Guaranteed Avalanche Characteristics						
Single Pulse Avalanche Energy ⁵	EAS	0.6	-	-	mJ	V _{DD} =100V,L=1mH , I _{AS} =1A
Source-Drain Diode						
Diode Forward Voltage ²	V _{SD}	-	-	1	V	I _S =1A, V _{GS} =0, T _J =25°C,
Continuous Source Current ^{1,6}	I _S	-	-	4	A	V _D =V _G =0, V _S =1V
Pulsed Source Current ^{2,6}	I _{SM}	-	-	16	A	

Notes:

- The data tested by surface mounted on a 1 inch² FR-4 board with 2oz copper.
- The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- The EAS data shows Max. rating . The test condition is $V_{DD}=100\text{V}, V_{GS}=10\text{V}, L=1\text{mH}, I_{AS}=2\text{A}$
- The power dissipation is limited by 150°C , junction temperature
- The Min. value is 100% EAS tested guarantee.
- The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(ON)}$ vs. T_J

CHARACTERISTIC CURVES




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Waveform