



CSD16401Q5 25-V N-Channel NexFET™ Power MOSFET

1 Features

- Ultralow Q_g and Q_{gd}
- Low Thermal Resistance
- Avalanche Rated
- SON 5-mm × 6-mm Plastic Package

2 Applications

- Point-of-Load Synchronous Buck Converter for Applications in Networking, Telecom and Computing Systems
- Optimized for Synchronous FET Applications

3 Description

This 25-V, 1.3-m Ω , 5-mm × 6-mm SON NexFET™ power MOSFET has been designed to minimize losses in power conversion applications.

Product Summary

$T_A = 25^\circ\text{C}$		VALUE	UNIT
V_{DS}	Drain-to-Source voltage	25	V
Q_g	Gate Charge, Total (4.5 V)	21	nC
Q_{gd}	Gate Charge, Gate-to-Drain	5.2	nC
$R_{DS(on)}$	Drain-to-Source On Resistance	$V_{GS} = 4.5\text{ V}$	1.8
		$V_{GS} = 10\text{ V}$	1.3
$V_{GS(th)}$	Threshold Voltage	1.5	V

Device Information⁽¹⁾

DEVICE	PACKAGE	MEDIA	QTY	SHIP
CSD16401Q5	SON 5 mm × 6 mm Plastic Package	13-inch Reel	2500	Tape and Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.


Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$		VALUE	UNIT
V_{DS}	Drain-to-Source Voltage	25	V
V_{GS}	Gate-to-Source Voltage	–12 to 16	V
I_D	Continuous Drain Current (Package Limited)	100	A
	Continuous Drain Current (Silicon Limited), $T_C = 25^\circ\text{C}$	261	
	Continuous Drain Current ⁽¹⁾	38	
I_{DM}	Pulsed Drain Current, $T_A = 25^\circ\text{C}$ ⁽²⁾	240	A
P_D	Power Dissipation ⁽¹⁾	3.1	W
	Power Dissipation, $T_C = 25^\circ\text{C}$	156	
T_J , T_{stg}	Operating Junction and Storage Temperature	–55 to 150	$^\circ\text{C}$
E_{AS}	Avalanche Energy, Single Pulse $I_D = 100\text{ A}$, $L = 0.1\text{ mH}$, $R_G = 25\text{ }\Omega$	500	mJ


(1) $R_{\theta JA} = 40^\circ\text{C/W}$ on 1-in² (6.45-cm²) Cu [2 oz. (0.071-mm thick)] on 0.060-inch (1.52-mm) thick FR4 PCB.

(2) Max $R_{\theta JC} = 0.8^\circ\text{C/W}$, pulse duration $\leq 100\text{ }\mu\text{s}$, duty cycle $\leq 1\%$

Top View



$R_{DS(on)}$ vs V_{GS}



Gate Charge




Table of Contents

1 Features	1	6.1 Community Resources.....	7
2 Applications	1	6.2 Trademarks	7
3 Description	1	6.3 Electrostatic Discharge Caution	7
4 Revision History	2	6.4 Glossary	7
5 Specifications	3	7 Mechanical, Packaging, and Orderable Information	8
5.1 Electrical Characteristics.....	3	7.1 Q5 Package Dimensions	8
5.2 Thermal Information	3	7.2 Recommended PCB Pattern.....	9
5.3 Typical MOSFET Characteristics.....	4	7.3 Q5 Tape and Reel Information.....	10
6 Device and Documentation Support	7		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (September 2010) to Revision B	Page
• Added part number to title	1
• Enhanced Description	1
• Added <i>Device and Documentation Support</i> section and <i>Mechanical, Packaging, and Orderable Information</i> section	1
• Updated pulsed current	1
• Updated Figure 1 to a normalized $R_{\theta JC}$ curve	4
• Updated the SOA in Figure 10	5

Changes from Original (August 2009) to Revision A	Page
• Deleted environmental bullets from Features list	1
• Deleted <i>Package Marking Information</i> section at the end of the data sheet.....	10

5 Specifications

5.1 Electrical Characteristics

(T_A = 25°C unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS						
BV _{DSS}	Drain-to-Source Voltage	V _{GS} = 0 V, I _D = 250 μA	25			V
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0 V, V _{DS} = 20 V			1	μA
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0 V, V _{GS} = −12 V to 16 V			100	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	1.2	1.5	1.9	V
R _{DS(on)}	Drain-to-Source On Resistance	V _{GS} = 4.5 V, I _D = 40 A		1.8	2.3	mΩ
		V _{GS} = 10 V, I _D = 40 A		1.3	1.6	mΩ
g _{fs}	Transconductance	V _{DS} = 15 V, I _D = 40 A		168		S
DYNAMIC CHARACTERISTICS						
C _{ISS}	Input Capacitance	V _{GS} = 0 V, V _{DS} = 12.5 V, f = 1 MHz		3150	4100	pF
C _{OSS}	Output Capacitance			2530	3300	pF
C _{RSS}	Reverse Transfer Capacitance			175	230	pF
R _g	Series Gate Resistance			1.2	2.4	Ω
Q _g	Gate Charge Total (4.5 V)	V _{DS} = 12.5 V, I _D = 40 A		21	29	nC
Q _{gd}	Gate Charge, Gate-to-Drain			5.2		nC
Q _{gs}	Gate Charge, Gate-to-Source			8.3		nC
Q _{g(th)}	Gate Charge at V _{th}			4.8		nC
Q _{OSS}	Output Charge	V _{DS} = 15 V, V _{GS} = 0 V		55		nC
t _{d(on)}	Turnon Delay Time	V _{DS} = 12.5 V, V _{GS} = 4.5 V, I _D = 40 A R _G = 2 Ω		16.6		ns
t _r	Rise Time			30		ns
t _{d(off)}	Turn Off Delay Time			20		ns
t _f	Fall Time			12.7		ns
DIODE CHARACTERISTICS						
V _{SD}	Diode Forward Voltage	I _S = 40 A, V _{GS} = 0 V		0.85	1	V
Q _{rr}	Reverse Recovery Charge	V _{DD} = 15 V, I _F = 40 A, di/dt = 300 A/μs		72		nC
t _{rr}	Reverse Recovery Time	V _{DD} = 15 V, I _F = 40 A, di/dt = 300 A/μs		45		ns

5.2 Thermal Information

T_A = 25°C (unless otherwise noted)

THERMAL METRIC		MIN	TYP	MAX	UNIT
R _{θJC}	Thermal resistance, junction-to-case ⁽¹⁾			0.8	°C/W
R _{θJA}	Thermal resistance, junction-to-ambient ^{(1) (2)}			50	°C/W


(1) R_{θJC} is determined with the device mounted on a 1 inch (2.54 cm) square, 2 oz. (0.071 mm thick) Cu pad on a 1.5 inch × 1.5 inch (3.81 cm × 3.81 cm), 0.060 inch (1.52 mm) thick FR4 board. R_{θJC} is specified by design, whereas R_{θJA} is determined by the user's board design.

(2) Device mounted on FR4 material with 1 inch² (6.45 cm²) of 2 oz. (0.071 mm thick) Cu.

CSD16401Q5


SLPS200B – AUGUST 2009 – REVISED SEPTEMBER 2015

www.ti.com



M0137-01

Max $R_{\theta JA} = 50^{\circ}\text{C/W}$
when mounted on 1
inch² (6.45 cm²) of 2
oz. (0.071 mm thick)
Cu.




M0137-02

Max $R_{\theta JA} = 125^{\circ}\text{C/W}$
when mounted on
minimum pad area of 2
oz. (0.071 mm thick)
Cu.

5.3 Typical MOSFET Characteristics

$T_A = 25^{\circ}\text{C}$ (unless otherwise noted)



Typical MOSFET Characteristics (continued)

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 2. Saturation Characteristics




Figure 3. Transfer Characteristics




Figure 4. Gate Charge




Figure 5. Capacitance




Figure 6. Threshold Voltage vs Temperature




Figure 7. On-Resistance vs Gate Voltage

Typical MOSFET Characteristics (continued)

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 8. On-Resistance vs Temperature




Figure 9. Typical Diode Forward Voltage




Figure 10. Maximum Safe Operating Area




Figure 11. Single-Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

6 Device and Documentation Support

6.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.2 Trademarks

NexFET, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

6.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.4 Glossary


[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


7.1 Q5 Package Dimensions



M0140-01

DIM	MILLIMETERS			INCHES		
	MIN	TYP	MAX	MIN	TYP	MAX
A	0.950		1.050	0.037		0.039
b	0.360		0.460	0.014		0.018
c	0.150		0.250	0.006		0.010
c1	0.150		0.250	0.006		0.010
D1	4.900		5.100	0.193		0.201
D2	4.320		4.520	0.170		0.178
E	4.900		5.100	0.193		0.201
E1	5.900		6.100	0.232		0.240
E2	3.920		4.12	0.154		0.162
e		1.27			0.050	
K	0.760			0.030		
L	0.510		0.710	0.020		0.028
θ	0.00					


7.2 Recommended PCB Pattern



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
F1	6.205	6.305	0.244	0.248
F2	4.460	4.560	0.176	0.180
F3	4.460	4.560	0.176	0.180
F4	0.650	0.700	0.026	0.028
F5	0.620	0.670	0.024	0.026
F6	0.630	0.680	0.025	0.027
F7	0.700	0.800	0.028	0.031
F8	0.650	0.700	0.026	0.028
F9	0.620	0.670	0.024	0.026
F10	4.900	5.000	0.193	0.197
F11	4.460	4.560	0.176	0.180

For recommended circuit layout for PCB designs, see *Reducing Ringing Through PCB Layout Techniques* (SLPA005).

7.3 Q5 Tape and Reel Information



M0138-01

Notes:

1. 10 sprocket hole pitch cumulative tolerance ± 0.2
2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm
3. Material: black, static-dissipative polystyrene
4. All dimensions are in mm (unless otherwise specified)
5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket
6. MSL1 260°C (IR and Convection) PbF Reflow Compatible

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD16401Q5	VSON-CLIP	DQH	8	2500	330.0	12.8	6.5	5.3	1.4	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD16401Q5	VSON-CLIP	DQH	8	2500	335.0	335.0	32.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com