











CSD16556Q5B

SLPS432C - NOVEMBER 2012-REVISED JANUARY 2015

CSD16556Q5B 25-V N-Channel NexFET™ Power MOSFET

Features


- Extremely Low Resistance
- Ultralow Q_q and Q_{qd}
- Low Thermal Resistance
- Avalanche Rated
- Pb Free Terminal Plating
- **RoHS Compliant**
- Halogen Free
- SON 5-mm × 6-mm Plastic Package


Applications

- Point-of-Load Synchronous Buck in Networking, Telecom, and Computing Systems
- Optimized for Synchronous FET Applications

3 Description

This 25 V, 0.9 m Ω , 5 x 6 mm SON NexFETTM power MOSFET is designed to minimize losses in synchronous rectification and other power conversion applications.





Product Summary

T _A = 25°	С	TYPICAL V	UNIT		
V_{DS}	Drain-to-Source Voltage	25	V		
Q_g	Gate Charge Total (4.5 V)	36		nC	
Q_{gd}	Gate Charge Gate-to-Drain	Gate Charge Gate-to-Drain 12			
В	Drain-to-Source On-Resistance	V _{GS} = 4.5 V 1.2		mΩ	
R _{DS(on)}	Drain-to-Source On-Resistance	V _{GS} = 10 V	0.9	mΩ	
$V_{GS(th)}$	Threshold Voltage	1.4	V		

Ordering Information(1)

Device	Media	Qty	Package	Ship
CSD16556Q5B	13-Inch Reel	2500	SON 5 x 6 mm	Tape and
CSD16556Q5BT	7-Inch Reel	250	Plastic Package	Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 2	5°C	VALUE	UNIT
V_{DS}	Drain-to-Source Voltage	25	V
V_{GS}	Gate-to-Source Voltage	±20	V
	Continuous Drain Current (Package limited)	100	
I _D	Continuous Drain Current (Silicon limited), $T_C = 25^{\circ}C$	263	Α
	Continuous Drain Current ⁽¹⁾	40	Α
I_{DM}	Pulsed Drain Current ⁽²⁾	400	Α
D	Power Dissipation ⁽¹⁾	3.2	W
P_D	Power Dissipation, T _C = 25°C	191	VV
T _J , T _{stg}	Operating Junction and Storage Temperature Range	-55 to 150	°C
E _{AS}	Avalanche Energy, single pulse I_D = 103 A, L = 0.1 mH, R_G = 25 Ω	530	mJ

- (1) Typical $R_{\theta JA}=40^{\circ} C/W$ on 1-inch 2 (6.45-cm 2), 2-oz. (0.071-mm thick) Cu pad on a 0.06-inch (1.52-mm) thick FR4 PCB.
- (2) Max $R_{\theta JC} = 1.3$ °C/W, Pulse duration $\leq 100 \ \mu s$, duty cycle $\leq 1\%$

Gate Charge






Table of Contents

2 3 4 5	Features 1 Applications 1 Description 1 Revision History 2 Specifications 3 5.1 Electrical Characteristics 3 5.2 Thermal Information 3 5.3 Typical MOSFET Characteristics 4	6.1 Trademarks 6.2 Electrostatic Discharge Caution 6.3 Glossary Mechanical, Packaging, and Orderable Information 7.1 Q5B Package Dimensions 7.2 Recommended PCB Pattern 7.3 Recommended Stencil Pattern 7.4 Q5B Tape and Reel Information
6	Device and Documentation Support7	7.4 QOD rape and recommonmation

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (January 2013) to Revision C	Page
Added part number to title	1
Added 7 inch reel in Ordering Information	1
Increase max pulsed current to 400 A	1
Added line for max power dissipation with case temperature held to 25°C	1
Updated pulsed current conditions	1
Updated Figure 1 to a normalized R _{eJC} curve	4
Updated the SOA in Figure 10	6
Updated the mechanical drawing and dimensions table	8
Changes from Revision A (December 2012) to Revision B	Page
Changed g _{fs} , Transconductance TYP value From: 2 S To: 191 S	3
Changes from Original (November 2012) to Revision A	Page
Changed the device from product preview to: Production	1

Submit Documentation Feedback



5 Specifications

5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV _{DSS}	Drain-to-Source Voltage	V _{GS} = 0 V, I _{DS} = 250 μA	25			V
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0 V, V _{DS} = 24 V			1	μΑ
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}$, $I_{DS} = 250 \mu A$	1.2	1.4	1.7	V
n	Dunin to Course On Bonistones	V _{GS} = 4.5 V, I _{DS} = 30 A		1.2	1.5	mΩ
R _{DS(on)}	Drain-to-Source On-Resistance	V _{GS} = 10 V, I _{DS} = 30 A		0.9	1.07	mΩ
g_{fs}	Transconductance	V _{DS} = 15 V, I _{DS} = 30 A		191		S
DYNAMI	C CHARACTERISTICS					
C _{iss}	Input Capacitance			4750	6180	pF
C _{oss}	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 15 \text{ V}, $ f = 1 MHz		2270	2950	pF
C _{rss}	Reverse Transfer Capacitance	J = 11VI112		220	280	pF
R _G	Series Gate Resistance			0.7	1.4	Ω
Qg	Gate Charge Total (4.5 V)			36	47	nC
Q _{gd}	Gate Charge Gate-to-Drain	V 45.V I 00.A		12		nC
Q _{gs}	Gate Charge Gate-to-Source	V _{DS} = 15 V, I _{DS} = 30 A		11		nC
Q _{g(th)}	Gate Charge at Vth			7		nC
Q _{oss}	Output Charge	V _{DS} = 15 V, V _{GS} = 0 V		45		nC
t _{d(on)}	Turn On Delay Time			17		ns
t _r	Rise Time	V _{DS} = 15 V, V _{GS} = 4.5 V,		34		ns
t _{d(off)}	Turn Off Delay Time	$I_{DS} = 30 \text{ A,R}_{G} = 2 \Omega$		25		ns
t_f	Fall Time			13		ns
DIODE C	CHARACTERISTICS					
V _{SD}	Diode Forward Voltage	I _{SD} = 30 A, V _{GS} = 0 V		0.8	1	V
Q _{rr}	Reverse Recovery Charge	V 45 V 1 00 A 3'/4' 000 A /		84		nC
t _{rr}	Reverse Recovery Time	V_{DD} = 15 V, I _F = 30 A, di/dt = 300 A/µs		41		ns

5.2 Thermal Information

(T_A = 25°C unless otherwise stated)


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-Case Thermal Resistance ⁽¹⁾			1.3	°C/W
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance (1)(2)			50	C/VV

⁽¹⁾ R_{θJC} is determined with the device mounted on a 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inches x 1.5-inches (3.81-cm x 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB. R_{θJC} is specified by design, whereas R_{θJA} is determined by the user's board design.


(2) Device mounted on FR4 material with 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu.

Product Folder Links: CSD16556Q5B






Max $R_{\theta JA} = 50^{\circ} C/W$ when mounted on 1 inch² (6.45 cm²) of 2-oz. (0.071-mm thick) Cu.



Max $R_{\theta JA} = 125^{\circ}\text{C/W}$ when mounted on a minimum pad area of 2-oz. (0.071-mm thick) Cu.

5.3 Typical MOSFET Characteristics

(T_A = 25°C unless otherwise stated)





Submit Documentation Feedback



Typical MOSFET Characteristics (continued)

(T_A = 25°C unless otherwise stated)








Figure 3. Transfer Characteristics




Figure 4. Gate Charge




Figure 5. Capacitance




Figure 6. Threshold Voltage vs Temperature


Product Folder Links: CSD16556Q5B

Figure 7. On-State Resistance vs Gate-to-Source Voltage



Typical MOSFET Characteristics (continued)

(T_A = 25°C unless otherwise stated)







Figure 8. Normalized On-State Resistance vs Temperature








Figure 10. Maximum Safe Operating Area (SOA)






Figure 12. Maximum Drain Current vs Temperature

Submit Documentation Feedback



6 Device and Documentation Support

6.1 Trademarks

NexFET is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Product Folder Links: CSD16556Q5B



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Q5B Package Dimensions




DIM	MILLIMETERS								
DIIVI	MIN	NOM	MAX						
Α	0.80	1.00	1.05						
b	0.36	0.41	0.46						
С	0.15	0.20	0.25						
c1	0.15	0.20	0.25						
c2	0.20	0.25	0.30						
D1	4.90	5.00	5.10						
D2	4.12	4.22	4.32						
D3	3.90	4.00	4.10						
d	0.20	0.25	0.30						
d1		0.085 TYP							
d2	0.319	0.369	0.419						
E	4.90	5.00	5.10						
E1	5.90	6.00	6.10						
E2	3.48	3.58	3.68						
е		1.27 TYP							
Н	0.36	0.46	0.56						
L	0.46	0.56	0.66						
L1	0.57	0.67	0.77						
θ	0°	_	_						
K		1.40 TYP							

Submit Documentation Feedback




7.2 Recommended PCB Pattern



For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.

7.3 Recommended Stencil Pattern




Copyright © 2012–2015, Texas Instruments Incorporated

Submit Documentation Feedback



7.4 Q5B Tape and Reel Information



Notes:

- 1. 10-sprocket hole-pitch cumulative tolerance ±0.2
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified).
- 5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket.

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

30-Dec-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD16556Q5B	ACTIVE	VSON-CLIP	DNK	8	2500	Pb-Free (RoHS Exempt)	CU SN	Level-1-260C-UNLIM	-55 to 150	CSD16556	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






30-Dec-2014

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Nov-2015


TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD16556Q5B	VSON- CLIP	DNK	8	2500	330.0	12.8	6.5	5.3	1.4	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Nov-2015



*All dimensions are nominal

Device	Device Package Type		Package Drawing Pins			Width (mm)	Height (mm)	
CSD16556Q5B	VSON-CLIP	DNK	8	2500	335.0	335.0	32.0	

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity