ST1005SRG MOSFET. Datasheet. Equivalente. Reemplazo. Hoja de especificaciones. Principales características
Número de Parte: ST1005SRG
Código: 105YA
Tipo de FET: MOSFET
Polaridad de transistor: P
ESPECIFICACIONES MÁXIMAS
Pdⓘ - Máxima disipación de potencia: 1.25 W|Vds|ⓘ - Voltaje máximo drenador - fuente: 100 V
|Vgs|ⓘ - Voltaje máximo fuente - puerta: 20 V
|Id|ⓘ - Corriente continua de drenaje: 0.8 A
Tjⓘ - Temperatura máxima de unión: 150 °C
CARACTERÍSTICAS ELÉCTRICAS
|Vgs(th)|ⓘ - Tensión umbral entre puerta y fuente: 2.5 VQgⓘ - Carga de la puerta: 16 nC
trⓘ - Tiempo de subida: 100 nS
Cossⓘ - Capacitancia de salida: 110 pF
Rds(on)ⓘ - Resistencia estado encendido drenaje a fuente: 0.65 Ohm
Paquete / Cubierta: SOT-23
Búsqueda de reemplazo de MOSFET ST1005SRG
ST1005SRG Datasheet (PDF)
st1005srg.pdf
ST1005SRG P Channel Enhancement Mode MOSFET -0.8A DESCRIPTION ST1005SRG is the P-Channel logic enhancement mode power field effect transistor which is produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone an
bst100.pdf
DISCRETE SEMICONDUCTORSDATA SHEETBST100P-channel enhancement modevertical D-MOS transistorApril 1995Product specificationFile under Discrete Semiconductors, SC13bPhilips Semiconductors Product specificationP-channel enhancement mode verticalBST100D-MOS transistorDESCRIPTION QUICK REFERENCE DATAP-channel vertical D-MOS transistorDrain-source voltage -VDS max. 60 VT
st1004srg.pdf
ST1004SRG N Channel Enhancement Mode MOSFET 2.0A DESCRIPTION ST1004SRG is the N-Channel logic enhancement mode power field effect transistor which is produced using high cell density, DMOS trench technology. The process is especially to improve the overall efficiency of DC/DC conventional switching PWM controllers. It has been optimized for low gate charge, low R and fast switchi
st1002.pdf
ST1002 N Channel Enhancement Mode MOSFET 3.0A DESCRIPTION The ST1002 is the N-Channel logic enhancement mode power field effect transistor is produce using high cell density, DMOS trench technology. This high-density process is especially tailored to minimize on-state resistance. These device are particularly suited for low voltage application such as cellular phone and notebo
jst100n30t2.pdf
JST100N30T2 30V,100A N-channel MOSFETFeatures Application 30V,100A Load Switch R =3.1m (Typ.) @ V =10V PWM ApplicationDS(ON) GS R =4.5m (Typ.) @ V =4.5VDS(ON) GS Advanced Trench Technology Provide Excellent R and Low Gate ChargeDS(ON)Package JST100N30T2 Absolute Maximum Ratings (T =25 unless otherwise specified)CSymbol Parameter
Otros transistores... FMP36-015P , FMP76-01T , GMM3x100-01X1-SMD , FDMS0306AS , GMM3x120-0075X2-SMD , FDMS0300S , GMM3x160-0055X2-SMD , FDMC7200S , IRFB3607 , FDMC7200 , GMM3x60-015X2-SMD , FDMC0310AS , GWM100-0085X1-SL , FDMS3610S , GWM100-0085X1-SMD , FDMS3606S , GWM100-01X1-SL .
Liste
Recientemente añadidas las descripciónes de los transistores:
MOSFET: AOUS66923 | AOUS66920 | AOUS66620 | AOUS66616 | AOUS66416 | AOUS66414 | AOTE32136C | AOTE21115C | AOTS32338C | AOTS32334C | AOTS26108 | AOTS21319C | AOTS21313C | AOTS21311C | AOTS21115C | AOTL66918