STU420S MOSFET. Datasheet. Equivalente. Reemplazo. Hoja de especificaciones. Principales características
Número de Parte: STU420S
Tipo de FET: MOSFET
Polaridad de transistor: N
ESPECIFICACIONES MÁXIMAS
Máxima disipación de potencia (Pd): 50 W
Voltaje máximo drenador - fuente |Vds|: 40 V
Voltaje máximo fuente - puerta |Vgs|: 20 V
Corriente continua de drenaje |Id|: 24 A
CARACTERÍSTICAS ELÉCTRICAS
Tensión umbral entre puerta y fuente |Vgs(th)|: 3 V
Carga de la puerta (Qg): 15 nC
Conductancia de drenaje-sustrato (Cd): 110 pF
Resistencia entre drenaje y fuente RDS(on): 0.024 Ohm
Paquete / Cubierta: TO252 DPAK
Búsqueda de reemplazo de MOSFET STU420S
STU420S Datasheet (PDF)
stu420s std420s.pdf
![](https://alltransistors.com/ad/pdf_icon.gif)
S TU/D420SS amHop Microelectronics C orp.July 05,2006N-Channel Logic Level E nhancement Mode Field E ffect TransistorPR ODUC T S UMMAR Y FEATUR ESS uper high dense cell design for low R DS (ON).VDS S ID R DS (ON) ( m ) MaxR ugged and reliable.24 @ VGS = 10V24A40VTO-252 and TO-251 Package.30 @ VGS =4.5VDDGSGSTU SERIES STD SERIESTO-252AA(D-PAK) TO-251(l-PA
stu426s std426s.pdf
![](https://alltransistors.com/ad/pdf_icon.gif)
S TU/D426SS amHop Microelectronics C orp.Oct,2007 ver1.1N-Channel Logic Level E nhancement Mode Field E ffect TransistorPR ODUCT S UMMAR Y FEATUR ESS uper highdense cell design for lowR DS (ON).TypVDS S ID R DS (ON) ( m )R ugged and reliable.8 @ VGS =10V40V 53ATO-252 and TO-251 Package.10 @ VGS =4.5VDDGSGSTU SERIES STD SERIESTO-252AA(D-PAK) TO-251(l-PAK)
stu421s std421s.pdf
![](https://alltransistors.com/ad/pdf_icon.gif)
GreenProductSTU/D421SSamHop Microelectronics Corp.Aug.20,2006P-Channel Logic Level Enhancement Mode Field Effect TransistorPRODUCT SUMMARY FEATURESRDS(ON) ( m ) MaxVDSS ID Super high dense cell design for low RDS(ON).Rugged and reliable.45 @ VGS = -10V-40V -10ATO-252 and TO-251 Package.60 @ VGS = -4.5VDDDGGGSSSTU SERIES STD SERIESTO-252AA(D-PAK)
stu428s std428s.pdf
![](https://alltransistors.com/ad/pdf_icon.gif)
S TU/D428SS amHop Microelectronics C orp.Mar.8,2007N-Channel Logic Level E nhancement Mode Field E ffect TransistorFEATUR ESPR ODUCT S UMMAR YS uper high dense cell design for low R DS (ON).TypVDS S ID R DS (ON) ( m )R ugged and reliable.8 @ VGS =10VSurface Mount Package.40V 50A10 @ VGS =4.5VESD Protected.DDGGSSTU SERIES STD SERIESTO-252AA(D-PAK) TO-
Otros transistores... STU432L , FCPF11N60NT , STU428S , FCPF13N60NT , STU426S , FCPF16N60NT , STU421S , FCPF22N60NT , 2SK3561 , FCPF7N60 , STU419S , FCPF7N60NT , STU419A , FCPF9N60NT , STU417S , FDA032N08 , FDA15N65 .