STD1NA60-1 Todos los transistores

 ..1. Size:171K  1
 std1na60 std1na60-1 std1na60t4.pdf

STD1NA60 N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR TYPE V R I DSS DS(on) D STD1NA60 600 V

 6.1. Size:171K  st
 std1na60.pdf

STD1NA60 N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR TYPE V R I DSS DS(on) D STD1NA60 600 V

 9.1. Size:280K  st
 std1nc60.pdf

STD1NC60 N-CHANNEL 600V - 7 - 1.4A - DPAK/IPAK PowerMesh II MOSFET TYPE VDSS RDS(on) ID STD1NC60 600 V

 9.2. Size:56K  st
 std1nb80-1.pdf

STD1NB80-1 N - CHANNEL 800V - 16 - 1A - IPAK PowerMESH MOSFET PRELIMINARY DATA TYPE V R I DSS DS(on) D STD1NB80-1 800 V

 9.3. Size:625K  st
 std1nk80z-1 std1nk80zt4 stq1nk80zr-ap.pdf

STQ1NK80ZR-AP - STN1NK80Z STD1NK80Z - STD1NK80Z-1 N-CHANNEL 800V - 13 - 1 A TO-92 /SOT-223/DPAK/IPAK Zener - Protected SuperMESH MOSFET Table 1 General Features Figure 1 Package TYPE VDSS RDS(on) ID Pw 2 STQ1NK80ZR-AP 800 V

 9.4. Size:629K  st
 stq1nk80zr-ap stn1nk80z std1nk80z std1nk80z-1.pdf

STQ1NK80ZR-AP - STN1NK80Z STD1NK80Z - STD1NK80Z-1 N-CHANNEL 800V - 13 - 1 A TO-92 /SOT-223/DPAK/IPAK Zener - Protected SuperMESH MOSFET Table 1 General Features Figure 1 Package TYPE VDSS RDS(on) ID Pw 2 STQ1NK80ZR-AP 800 V

 9.5. Size:424K  st
 std1nk60 std1nk60-1 stq1hnk60r stn1hnk60.pdf

STD1NK60 - STD1NK60-1 STQ1HNK60R - STN1HNK60 N-CHANNEL 600V - 8 - 1A DPAK/TO-92/IPAK/SOT-223 SuperMESH MOSFET Table 1 General Features Figure 1 Package TYPE VDSS RDS(on) ID Pw STD1NK60 600 V

 9.6. Size:427K  st
 std1nk60-1 std1nk60t4 std1nk60 std1nk60-1 stq1hnk60r stn1hnk60.pdf

STD1NK60 - STD1NK60-1 STQ1HNK60R - STN1HNK60 N-CHANNEL 600V - 8 - 1A DPAK/TO-92/IPAK/SOT-223 SuperMESH MOSFET Table 1 General Features Figure 1 Package TYPE VDSS RDS(on) ID Pw STD1NK60 600 V

 9.7. Size:1176K  st
 std1nk60t4.pdf

STD1NK60T4 N-channel 600 V, 7.3 typ., 1 A SuperMESH Power MOSFET in a DPAK package Datasheet - production data Features Order code V R max. I P DS DS(on) D TOT STD1NK60T4 600 V 8.5 1 A 30 W Extremely high dv/dt capability ESD improved capability 100% avalanche tested Gate charge minimized Figure 1 Internal schematic diagram Applications L