FDG6321C Todos los transistores

 

FDG6321C MOSFET. Datasheet. Equivalente. Reemplazo. Hoja de especificaciones. Principales características


   Número de Parte: FDG6321C
   Tipo de FET: MOSFET
   Polaridad de transistor: NP

ESPECIFICACIONES MÁXIMAS

   Pdⓘ - Máxima disipación de potencia: 0.3 W
   |Vds|ⓘ - Voltaje máximo drenador - fuente: 25 V
   |Vgs|ⓘ - Voltaje máximo fuente - puerta: 8 V
   |Id|ⓘ - Corriente continua de drenaje: 0.5 A
   Tjⓘ - Temperatura máxima de unión: 150 °C

CARACTERÍSTICAS ELÉCTRICAS

   |Vgs(th)|ⓘ - Tensión umbral entre puerta y fuente: 1.5 V
   Qgⓘ - Carga de la puerta: 1.64 nC
   Rds(on)ⓘ - Resistencia estado encendido drenaje a fuente: 0.45 Ohm
   Paquete / Cubierta: SC70
 

 Búsqueda de reemplazo de FDG6321C MOSFET

   - Selección ⓘ de transistores por parámetros

 

FDG6321C Datasheet (PDF)

 ..1. Size:72K  fairchild semi
fdg6321c.pdf pdf_icon

FDG6321C

November 1998 FDG6321C Dual N & P Channel Digital FET General Description FeaturesThese dual N & P-Channel logic level enhancement mode fieldN-Ch 0.50 A, 25 V, RDS(ON) = 0.45 @ VGS= 4.5V.effect transistors are produced using Fairchild's proprietary,RDS(ON) = 0.60 @ VGS= 2.7 V.high cell density, DMOS technology. This very high densityprocess is especially tailored to mi

 ..2. Size:291K  onsemi
fdg6321c.pdf pdf_icon

FDG6321C

Digital FET, Dual N & PChannelFDG6321CGeneral DescriptionThese dual N & P-Channel logic level enhancement mode fieldwww.onsemi.comeffect transistors are produced using ON Semiconductors proprietary,high cell density, DMOS technology. This very high density process isS2especially tailored to minimize on-state resistance. This device hasG2D1been designed especially on l

 8.1. Size:669K  fairchild semi
fdg6322c.pdf pdf_icon

FDG6321C

June 2008 FDG6322C Dual N & P Channel Digital FET General Description FeaturesThese dual N & P-Channel logic level enhancement modeN-Ch 0.22 A, 25 V, RDS(ON) = 4.0 @ VGS= 4.5 V,field effect transistors are produced using Fairchild'sRDS(ON) = 5.0 @ VGS= 2.7 V.proprietary, high cell density, DMOS technology. This veryhigh density process is especially tailored to minimiz

 8.2. Size:73K  fairchild semi
fdg6320c.pdf pdf_icon

FDG6321C

November 1998 FDG6320C Dual N & P Channel Digital FET General Description FeaturesThese dual N & P-Channel logic level enhancement modeN-Ch 0.22 A, 25 V, RDS(ON) = 4.0 @ VGS= 4.5 V,field effect transistors are produced using Fairchild'sRDS(ON) = 5.0 @ VGS= 2.7 V.proprietary, high cell density, DMOS technology. This veryhigh density process is especially tailored to mi

Otros transistores... FDG6306P , FDG6308P , FDG6316P , FDG6317NZ , FDG6318P , FDG6318PZ , FDG6320C , STS4501 , 60N06 , STS4300 , FDG6322C , STS400 , FDG6332C , STS3623 , FDG6332CF085 , STS3621 , FDG6335N .

History: 2N7022 | F5021H

 

 
Back to Top

 


 
.